Ddr ip for soc designs


Pedal rotation has prototyped the world’s first IP interface in plastic for any preliminary form of DDR5 standard being produced by JEDEC. An evaluation nick provides the next-generation memory interface IP in line with the industry consensus of the items will probably be within the DDR5 standard, and Micron has provided prototype DRAM chips. The exam nick was fabricated inside a 7nm process and possesses both controller and PHY. The prototype effectively achieves 4400 megatransfers per second, 37.5% quicker than the quickest commercially accessible DDR4 memory.

Pr Release
  • Pedal rotation Prototypes First IP Interface in Plastic for Preliminary Form of DDR5 Standard Being Coded in JEDEC

Request More Information